Two major architectures, aimed at improving hardware security, are CHERI and RISC-V. It is useful to first review the security features of these architectures, then present a simpler approach, based upon Cortex-M resulting from the development of the SecureSMX high-security RTOS.
